Resilient SRAM Design Techniques for Nanometer CMOS Technology
博士 === 國立清華大學 === 電機工程學系 === 97 === Embedded static random access memory (SRAM) in advanced nanometer complementary metal-oxide-semiconductor (CMOS) technology for microprocessor, application-specific integrated circuit (ASIC), and system-on-chip (SoC) has been encountering yield crisis due to incre...
Main Authors: | Lai, Ya-Chun, 賴亞群 |
---|---|
Other Authors: | Huang, Shi-Yu |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/79696327667456149424 |
Similar Items
-
Robust Optimization of Nanometer SRAM Designs
by: Dayal, Akshit
Published: (2011) -
Cryptographic circuit design in nanometer CMOS technologies
by: Lin, Lang
Published: (2012) -
Yield-Aware Low Voltage SRAM for Nanometer Process
by: Wu, Jui-Jen, et al.
Published: (2013) -
Design of SRAM for CMOS 32nm
by: Hamouche, Lahcen
Published: (2011) -
The design methodology of CMOS SRAM system
by: CAI, JIAN-HONG, et al.
Published: (1989)