Design and Implementation of 40Gbps Ultra High Speed VOQ

Design and Implementation of 40Gbps Ultra High Speed VOQ

碩士 === 國立清華大學 === 資訊工程學系 === 97 ===

Bibliographic Details
Main Authors:	Tsai, Shih Min, 蔡世敏
Other Authors:	Lee, Duan Shin
Format:	Others
Language:	zh-TW
Published:	2009
Online Access:	http://ndltd.ncl.edu.tw/handle/52008799720847641275

Similar Items

An FPGA Implementation of 40Gbps Ultra High Speed VOQs
by: Lee, Ta-I, et al.
Published: (2010)

An FPGA Implementation of a 40Gbps Ultra High Speed FIFO Queue - Buffer Manager
by: Chu-Sheng Ku, et al.
Published: (2008)

An FPGA Implementation of a 40Gbps Ultra High Speed FIFO Queue - Dump Process, Segmentation and Reassembly
by: Chun-Yeh Chen, et al.
Published: (2008)

The FPGA Implementation of a 40Gbps Ultra High Speed Queue – Data Switch Controller and DeQ Method
by: Chih-Hsien Lu, et al.
Published: (2008)

Emulation of OQ Switches Using 3D-VOQ Switches
by: Hsuan-Kuei Cheng, et al.
Published: (2005)

Design and Implementation of Gbps Turbo Decoders
by: 賴名威
Published: (2007)

Developing Cost-Effective and High-Speed 40 Gbps FSO Systems Incorporating Wavelength and Spatial Diversity Techniques
by: Chaudhary, S., et al.
Published: (2021)

Developing Cost-Effective and High-Speed 40 Gbps FSO Systems Incorporating Wavelength and Spatial Diversity Techniques
by: Satish Kumar Modalavalasa, et al.
Published: (2021-08-01)

Grant‐Aware Scheduling Algorithm for VOQ‐Based Input‐Buffered Packet Switches
by: Kyeong‐Eun Han, et al.
Published: (2018-05-01)

Study of High speed 4x10 Gbps AOC
by: Sheng-Yuan Chien, et al.
Published: (2012)

5-Gbps Optical Interconnect Module Realized on Ceramic Substrate with High-Speed Via-Hole Structure
by: Ho-yen Tsai, et al.
Published: (2012)

Optimization and Design of Passive Link with Single Channel 25 Gbps Based on High-Speed Backplane
by: Jie Liu, et al.
Published: (2021-07-01)

Modulation format comparison in PMD-Impaired 40Gbps systems
by: André, Nuno Miguel Duarte Sequeira
Published: (2007)

An Implementation of Optical Transponder and Media Converter Unit for Speeds up to 2.5 Gbps
by: N. Jovalekić, et al.
Published: (2013-11-01)

Effects of ground vias on differential via in 25-Gbps high-speed circuits
by: Bo-Lin Zeng, et al.
Published: (2015)

Link Optimization and Performance Analysis of a 40 Gbps DQPSK Modulated Ultra DWDM System with 32 Orthogonally Polarized channels
by: Lucky Sharan, et al.

Realizing Multi-Gbps Vehicular Communication: Design, Implementation, and Validation
by: Gosan Noh, et al.
Published: (2019-01-01)

Signal Integrity analysis for Differential-Signal Transmission Applied in 10Gbps High-speed Circuits
by: Chien-Fu Liao, et al.
Published: (2014)

Design and Implementation of 8-bit Ultra-High-Speed SAR ADCs
by: Che-Wei Chang, et al.
Published: (2018)

Address Management of VOQ and Re-sequencing Buffers in AdvancedTCA based Load Balanced Birkhoff-von Neumann Switches
by: Yuen-Ru Yen, et al.
Published: (2008)

Designing and Implementation of Ultra-high Speed Motor Driver with Speed Sensor-less Scalar Control
by: YU,YAN-TING, et al.
Published: (2016)

Design and Implementation of 30 Gbps Load-Balanced Birkhoff-von Neumann Switches
by: 張竣傑
Published: (2005)

High-Speed (>50 Gbps) Vertical-Cavity Surface-Emitting Lasers with Zn-Diffusion and Oxide-Relief Structures for 200 Gbps Shortwave Wavelength Division Multiplexing (SWDM) Applications
by: Kai-Lun Chi, et al.
Published: (2018)

Design of CMOS Transmitter Circuit for 2.5Gbps NRZ Data Transmission
by: shin-Syong Guo, et al.
Published: (2005)

Comparison of DPSK and RZ-DPSK Modulations in Optical Channel with Speed of 10 Gbps
by: Petr Ivaniga, et al.
Published: (2017-12-01)

Comparison of DPSK and RZ-DPSK Modulations in Optical Channel with Speed of 10 Gbps
by: Petr Ivaniga, et al.
Published: (2017-01-01)

Design and Implementation of A Flexible Cross Connect Mapper in 2.5Gbps EoS
by: I-Ying Wang, et al.
Published: (2007)

The Fabrication and Measurement of 40Gb/s Optical Transceiver Module with 4 Channel x 10Gbps
by: Chih-Ching Chen, et al.
Published: (2007)

A 20 m/40 Gbps 1550 nm DFB LD-Based FSO Link
by: Ting Chieh Lu, et al.

Towards highly flexible hardware architectures for high-speed data processing : a 100 Gbps network case study
by: Lalevée, André
Published: (2017)

Experimental 2 GBPS MM Wave System and 4 GBPS QASK Modulator
by: Horwood, D. F., et al.
Published: (1978)

Design of Low Jitter Self-Calibration PLL for 10Gbps SoC Transmission Links Application
by: Yu-Chang Tsai, et al.
Published: (2007)

Design and implementation a 5Gbps transmitter with impedance mismatch and reflection cancellation in 0.18um CMOS technology
by: Lin, Shih Hung, et al.
Published: (2016)

Design and simulation of modified duobinary modulated 40 Gbps 32 channel DWDM optical link for improved non-linear performance
by: Lucky Sharan, et al.
Published: (2016-12-01)

Design and simulation of a 20 Gbps communication channel
by: Rice, Abigail C
Published: (2018)

The Research and Implementation of an Ultra-high Speed Soft Switch Inverter
by: Bing-Fong Li, et al.
Published: (2014)

The Design and Implementation of a high speed Radix-4 Carry free Division Architecture
by: Min-Shiou Tsai, et al.
Published: (2000)

Design and implementation of 1GbpsLaser Ethernet Transceiver (LET) for Free-Space Optical communications
by: PACHECO LABRADOR, JORGE
Published: (2014)

A Gbps AES Cipher
by: 李明和
Published: (2001)

Implementation of High Speed Analog to Digital Converter
by: Shih-Hsun Tung, et al.
Published: (2002)

Cannot write session to /tmp/vufind_sessions/sess_hvsueafcqsrctsg9cq0qkfr5di