Design of the Superscalar Dual-Core Architecture using Single-Issue Out-of-Order Instruction Pipe for Embedded System
碩士 === 國立中山大學 === 電機工程學系研究所 === 97 === With the improvement in VLSI technology, realization of multiple processor cores on a single chip becomes easier. Therefore, more and more users execute applications on current multi-core architectures. The multi-core system has a brilliant performance in execu...
Main Authors: | Yu-ren Lai, 賴鈺仁 |
---|---|
Other Authors: | Jih-chin Chiu |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/y6at3w |
Similar Items
-
The limits of a decoupled out-of-order superscalar architecture
by: Jones, Graham P.
Published: (1999) -
Out-of-Order Retirement of Instructions in Superscalar, Multithreaded, and Multicore Processors
by: Ubal Tena, Rafael
Published: (2010) -
A Superscalar Dual Core Architecture for ARM9 ISA
by: Yu-Liang Chou, et al.
Published: (2005) -
Micro-Architecture Design of the Superscalar Out-of-order Execution Processor
by: Yang,Yu-Xiang, et al.
Published: (2017) -
Exploiting instruction-level parallelism in superscalar architecture
by: Collins, Roger
Published: (1995)