Using Decision Trees to Improve Resource Utilization on FPGA-based Network Intrusion Detection System
碩士 === 國立中央大學 === 資訊管理研究所 === 97 === As network services become more and more important in our society, the demand for network security systems is increasing. Network intrusion detection systems (NIDS) provide an effective and secure solution to the network attacks and are widely used in enterprises...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/89652649266820124688 |
id |
ndltd-TW-097NCU05396081 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-097NCU053960812016-05-02T04:10:59Z http://ndltd.ncl.edu.tw/handle/89652649266820124688 Using Decision Trees to Improve Resource Utilization on FPGA-based Network Intrusion Detection System 利用決策樹改善以FPGA為基礎之入侵偵測系統資源利用 Ya-Ti Wei 魏雅笛 碩士 國立中央大學 資訊管理研究所 97 As network services become more and more important in our society, the demand for network security systems is increasing. Network intrusion detection systems (NIDS) provide an effective and secure solution to the network attacks and are widely used in enterprises. Many NIDSs, such as Snort, are based on software, so their processing speeds are much slower than wire-speed. FPGA technology has properties which are high speed string matching and reprogrammable, but the resources in FPGA are limited while the database of signatures has become very large and keeps growing. In this thesis we use decision tree to improve the utilization of resources when implementing NIDS on FPGA. The system uses decision tree to process the rule header to reduce resource requirements. Rule options are organized to multiple string matching groups according to the matching results of rule header. We implement an IDS circuit that process 1023 Snort rules at FPGA. The experimental results show that the system can reduce the average of resource by 56%. In addition, we develop a tool to automatically generate the Verilog HDL source code of the IDS circuit from a Snort rule set. Using the FPGA and the IDS circuit generator, the proposed system is able to update the matching rule corresponding to new intrusion and attacks. Yi-Ming Chen 陳奕明 2009 學位論文 ; thesis 70 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立中央大學 === 資訊管理研究所 === 97 === As network services become more and more important in our society, the demand
for network security systems is increasing. Network intrusion detection systems (NIDS)
provide an effective and secure solution to the network attacks and are widely used in
enterprises. Many NIDSs, such as Snort, are based on software, so their processing
speeds are much slower than wire-speed. FPGA technology has properties which are
high speed string matching and reprogrammable, but the resources in FPGA are limited
while the database of signatures has become very large and keeps growing.
In this thesis we use decision tree to improve the utilization of resources when
implementing NIDS on FPGA. The system uses decision tree to process the rule
header to reduce resource requirements. Rule options are organized to multiple string
matching groups according to the matching results of rule header. We implement an
IDS circuit that process 1023 Snort rules at FPGA. The experimental results show
that the system can reduce the average of resource by 56%.
In addition, we develop a tool to automatically generate the Verilog HDL source
code of the IDS circuit from a Snort rule set. Using the FPGA and the IDS circuit
generator, the proposed system is able to update the matching rule corresponding to
new intrusion and attacks.
|
author2 |
Yi-Ming Chen |
author_facet |
Yi-Ming Chen Ya-Ti Wei 魏雅笛 |
author |
Ya-Ti Wei 魏雅笛 |
spellingShingle |
Ya-Ti Wei 魏雅笛 Using Decision Trees to Improve Resource Utilization on FPGA-based Network Intrusion Detection System |
author_sort |
Ya-Ti Wei |
title |
Using Decision Trees to Improve Resource Utilization on FPGA-based Network Intrusion Detection System |
title_short |
Using Decision Trees to Improve Resource Utilization on FPGA-based Network Intrusion Detection System |
title_full |
Using Decision Trees to Improve Resource Utilization on FPGA-based Network Intrusion Detection System |
title_fullStr |
Using Decision Trees to Improve Resource Utilization on FPGA-based Network Intrusion Detection System |
title_full_unstemmed |
Using Decision Trees to Improve Resource Utilization on FPGA-based Network Intrusion Detection System |
title_sort |
using decision trees to improve resource utilization on fpga-based network intrusion detection system |
publishDate |
2009 |
url |
http://ndltd.ncl.edu.tw/handle/89652649266820124688 |
work_keys_str_mv |
AT yatiwei usingdecisiontreestoimproveresourceutilizationonfpgabasednetworkintrusiondetectionsystem AT wèiyǎdí usingdecisiontreestoimproveresourceutilizationonfpgabasednetworkintrusiondetectionsystem AT yatiwei lìyòngjuécèshùgǎishànyǐfpgawèijīchǔzhīrùqīnzhēncèxìtǒngzīyuánlìyòng AT wèiyǎdí lìyòngjuécèshùgǎishànyǐfpgawèijīchǔzhīrùqīnzhēncèxìtǒngzīyuánlìyòng |
_version_ |
1718253008804904960 |