Quadratic Differential and Integration Technique in V2 Control Buck Converter with Small ESR Capacitor
碩士 === 國立交通大學 === 電機與控制工程系所 === 97 === With the advance of the portable device, to supply a stable and noiseless source has become a more and more important issue of power management module. Besides, some operation mode as idle is designed to economic the power consumption. That means the power mana...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/24116604750994797654 |
id |
ndltd-TW-097NCTU5591138 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-097NCTU55911382015-10-13T15:42:35Z http://ndltd.ncl.edu.tw/handle/24116604750994797654 Quadratic Differential and Integration Technique in V2 Control Buck Converter with Small ESR Capacitor 二次微分與積分技術且使用小的串聯等效阻抗輸出電容應用於雙電壓控制架構 Wang, Shih-Jung 王士榮 碩士 國立交通大學 電機與控制工程系所 97 With the advance of the portable device, to supply a stable and noiseless source has become a more and more important issue of power management module. Besides, some operation mode as idle is designed to economic the power consumption. That means the power management should response rapidly between the modes change. To overcome demand, the V2 control structure has been widely used because of the fast transient response. However, the conventional V2 control requires large ESR of the output capacitor and that would cause large output voltage ripple which would affect the performance of applications. This thesis proposes a quadratic differential and integration (QDI) technique for the design of V2 control buck converters with small equivalent series resistance (ESR) of the output capacitor. The QDI technique, which eliminates the use of large ESR in the V2 control structure, achieves the fast transient response with the small output voltage variation in transient period. Besides, the precise sensing signal is derived from the QDI circuit without the unwilling ESR-related distortion. Moreover, the loop analysis demonstrates that the proposed QDI circuit and the PI compensator can generate the compensation zero pair to stabilize the system. Experimental results show that the output voltage has small voltage ripple opposite to the conventional V2 control. In load transient period, the overshoot/undershoot voltage is smaller than 40 mV, and the transient recovery time inheriting the advantage of V2 control is shorter than 9 μs of a 300 mA load step. The highest full chip power conversion efficiency is about 93 %. Chen, Ke-Horng 陳科宏 2009 學位論文 ; thesis 49 en_US |
collection |
NDLTD |
language |
en_US |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立交通大學 === 電機與控制工程系所 === 97 === With the advance of the portable device, to supply a stable and noiseless source has become a more and more important issue of power management module. Besides, some operation mode as idle is designed to economic the power consumption. That means the power management should response rapidly between the modes change. To overcome demand, the V2 control structure has been widely used because of the fast transient response. However, the conventional V2 control requires large ESR of the output capacitor and that would cause large output voltage ripple which would affect the performance of applications.
This thesis proposes a quadratic differential and integration (QDI) technique for the design of V2 control buck converters with small equivalent series resistance (ESR) of the output capacitor. The QDI technique, which eliminates the use of large ESR in the V2 control structure, achieves the fast transient response with the small output voltage variation in transient period. Besides, the precise sensing signal is derived from the QDI circuit without the unwilling ESR-related distortion. Moreover, the loop analysis demonstrates that the proposed QDI circuit and the PI compensator can generate the compensation zero pair to stabilize the system. Experimental results show that the output voltage has small voltage ripple opposite to the conventional V2 control. In load transient period, the overshoot/undershoot voltage is smaller than 40 mV, and the transient recovery time inheriting the advantage of V2 control is shorter than 9 μs of a 300 mA load step. The highest full chip power conversion efficiency is about 93 %.
|
author2 |
Chen, Ke-Horng |
author_facet |
Chen, Ke-Horng Wang, Shih-Jung 王士榮 |
author |
Wang, Shih-Jung 王士榮 |
spellingShingle |
Wang, Shih-Jung 王士榮 Quadratic Differential and Integration Technique in V2 Control Buck Converter with Small ESR Capacitor |
author_sort |
Wang, Shih-Jung |
title |
Quadratic Differential and Integration Technique in V2 Control Buck Converter with Small ESR Capacitor |
title_short |
Quadratic Differential and Integration Technique in V2 Control Buck Converter with Small ESR Capacitor |
title_full |
Quadratic Differential and Integration Technique in V2 Control Buck Converter with Small ESR Capacitor |
title_fullStr |
Quadratic Differential and Integration Technique in V2 Control Buck Converter with Small ESR Capacitor |
title_full_unstemmed |
Quadratic Differential and Integration Technique in V2 Control Buck Converter with Small ESR Capacitor |
title_sort |
quadratic differential and integration technique in v2 control buck converter with small esr capacitor |
publishDate |
2009 |
url |
http://ndltd.ncl.edu.tw/handle/24116604750994797654 |
work_keys_str_mv |
AT wangshihjung quadraticdifferentialandintegrationtechniqueinv2controlbuckconverterwithsmallesrcapacitor AT wángshìróng quadraticdifferentialandintegrationtechniqueinv2controlbuckconverterwithsmallesrcapacitor AT wangshihjung èrcìwēifēnyǔjīfēnjìshùqiěshǐyòngxiǎodechuànliánděngxiàozǔkàngshūchūdiànróngyīngyòngyúshuāngdiànyākòngzhìjiàgòu AT wángshìróng èrcìwēifēnyǔjīfēnjìshùqiěshǐyòngxiǎodechuànliánděngxiàozǔkàngshūchūdiànróngyīngyòngyúshuāngdiànyākòngzhìjiàgòu |
_version_ |
1717768434482151424 |