Design and Implementation of Low Power 8T SRAM and Sub-threshold Multi-Port Register File
碩士 === 國立交通大學 === 電子工程系所 === 97 === Embedded memory plays a significant role in high performance and low power VLSI technology. Stability and area of traditional 6T SRAM is difficult to scale down in future process due to the serious PVT variation and other effect, such as reliability issue: NBTI an...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | en_US |
| Published: |
2009
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/41462350030981763734 |