On Distinguishing Process Corner for Yield Improvement in Memory Compiler Generated SRAM
碩士 === 國立交通大學 === 電子工程系所 === 97 === As the technology scales down to nanometer, the yield degradation caused by inter-die variations is getting worse. Using adaptive body bias is an effective method to eliminate the yield degradation, however we need to know a die having high threshold voltage or lo...
Main Authors: | Chia-Chi Hsiao, 蕭家棋 |
---|---|
Other Authors: | Hung-Ming Chen |
Format: | Others |
Language: | en_US |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/13124971355873543191 |
Similar Items
-
The Design of Static Random Access Memory (SRAM) Compiler
by: Lung-Feng Tsai, et al.
Published: (2009) -
Multi-Port Automation for SRAM Compiler Design
by: Grimes, Michael T.
Published: (2019) -
Development of a Low-Power SRAM Compiler
by: Jagasivamani, Meenatchi
Published: (2014) -
Using Data Mining Technique to Improve Process Yield of LED Industry
by: Pao-Chi Hsiao, et al.
Published: (2006) -
Yield-Aware Low Voltage SRAM for Nanometer Process
by: Wu, Jui-Jen, et al.
Published: (2013)