Design of Configurable I/O Cell Library in 90-nm CMOS Process

Design of Configurable I/O Cell Library in 90-nm CMOS Process

碩士 === 國立交通大學 === 電子工程系所 === 97 === The cell library plays an important role in integrated circuits (ICs), because it includes all of fundamental cells to construct the ICs. In the cell library, the input/output (I/O) cells provide the link between the ICs and outward. Thus, the I/O cells are used t...

Full description

Bibliographic Details
Main Authors:	Shih-Fan Chen, 陳世範
Other Authors:	Ming-Dou Ker
Format:	Others
Language:	en_US
Published:	2008
Online Access:	http://ndltd.ncl.edu.tw/handle/76788094784891110431

Similar Items

Design a Low-Voltage Energy Harvester in 90nm CMOS process
by: Yan-Hao Chen, et al.
Published: (2019)

Single-Event Characterization of a 90-nm Bulk CMOS Digital Cell Library
by: Atkinson, Nicholas M
Published: (2010)

DESIGN AND SIMULATION OF CURRENT FEEDBACK OPERATIONAL AMPLIFIER IN 180nm AND 90nm CMOS PROCESSES
by: Sajin C.S, et al.
Published: (2020-03-01)

Decoupling capacitor design issues in 90nm CMOS
by: Meng, Xiongfei
Published: (2010)

Receiver Front-End Design for WiMAX/LTE in 90 nm CMOS : Receiver Front-End Design for WiMAX/LTE in 90 nm CMOS
by: Rabén, Hans
Published: (2009)

Design of Millimeter-Wave Beamforming Receiver in CMOS 90 nm Technology
by: Ming-Huei Huang, et al.
Published: (2014)

RF Sub-Circuits Design and 90-nm CMOS Transistor Characterization
by: Tai-Hsing Lee, et al.
Published: (2009)

90nm Mixed-Threshold Voltage Standard Cell Library Design and Characterization
by: Jyun-Yi Lin, et al.
Published: (2007)

IV and CV characterization of 90nm CMOS transistors
by: Lund, Håvard
Published: (2006)

Q-band 90nm CMOS Wideband Receiver
by: Huang, Chung-Ying, et al.
Published: (2015)

A 47-GHz Voltage Controlled Oscillator in 90-nm CMOS Process
by: Tsai-Yuan Huang, et al.
Published: (2019)

77-110GHz 90nm-CMOS Sideband Separation Receiver Design
by: Hsieh, Kuan-Han, et al.
Published: (2019)

Receiver Front-end Design for WiMAX/LTE in 90 nm CMOS
by: Rabén, Hans
Published: (2009)

An Automated Approach to a 90-nm CMOS DRFM DSSM Circuit Design
by: Hopkins, Thomas A.
Published: (2010)

Design of a 3-20GHz Wireless Receiver Using 90nm CMOS Process Technology
by: Yun-Chih Lu, et al.
Published: (2010)

A Spin-torque Transfer MRAM in 90nm CMOS
by: Song, Hui William
Published: (2011)

A Spin-torque Transfer MRAM in 90nm CMOS
by: Song, Hui William
Published: (2011)

Design of Compact K-band Doherty Power Amplifier in 90-nm CMOS Technology
by: Li, Yi-Chun., et al.
Published: (2018)

16-bit Digital Adder Design in 250nm and 64-bit Digital Comparator Design in 90nm CMOS Technologies
by: Boppana, Naga Venkata Vijaya Krishna
Published: (2014)

Ultra low-power fault-tolerant SRAM design in 90nm CMOS technology
by: Wang, Kuande
Published: (2010)

Design and Evaluation of A Low-Voltage, Process-Variation-Tolerant SRAM Cache in 90nm CMOS Technology
by: Fazli Yeknami, Ali
Published: (2008)

Design of a Very High Speed Data Converter Pair in 90nm CMOS Process for Advanced Serial Link Transceivers
by: Yung-Shun Chen, et al.
Published: (2008)

Single Event Mechanisms in 90 nm Triple-well CMOS Devices
by: Roy, Tania
Published: (2008)

An Energy-efficient 32-bit multiplier architecture in 90nm CMOS
by: Mehmood, Nasir
Published: (2006)

IMPACT OF WELL STRUCTURE ON SE RESPONSE IN 90-nm BULK CMOS
by: Gaspard, Nelson J.
Published: (2011)

The Design of V-band Down Conversion Circuits Using 90nm RF CMOS Technology
by: Chia Yi Chu, et al.
Published: (2012)

A 90-nm CMOS Multi-standard GNSS Receiver Front-end
by: Chi-Wei Cheng, et al.
Published: (2012)

Implement Low Power IC Design with Statistical Static Timing Analysis in 90nm CMOS Technology
by: Yu-Hao Ou, et al.
Published: (2011)

A 2Gbps Optical Receiver with Integrated Photodiode in 90nm CMOS
by: Rousson, Alain
Published: (2011)

A 2Gbps Optical Receiver with Integrated Photodiode in 90nm CMOS
by: Rousson, Alain
Published: (2011)

Application and characterization on Dual-Gate transistor in 90-nm RF CMOS technology
by: Chih-Wen Yang, et al.
Published: (2009)

Design and Implementation of Common Drain Class-B RF Power Amplifier in 90 nm CMOS Technology
by: Khan, Muhammad Abdullah
Published: (2011)

Tunable active inductor based VCO and BPF in a single integrated design for wireless applications in 90 nm CMOS process
by: Omar Faruqe, et al.
Published: (2020-08-01)

V-band Doherty Power Amplifier in 90nm CMOS Technology—Analysis and Implementation
by: Chu, Wei-Tung, et al.
Published: (2018)

A Low Voltage Subharmonically Injection-Locked PLL in 90-nm CMOS Technology
by: Bo-Wei Huang, et al.
Published: (2017)

0.4V Configurable Near-Threshold TCAM Design in 28nm High-k Metal-Gate CMOS Process
by: Chan, Yun-Sheng, et al.
Published: (2016)

SCR-Incorporated BJT Circuits with an NMOS Switch in 0.18μm / 90nm CMOS Process
by: Yi-Jou Huang, et al.
Published: (2012)

TUNABLE TIME DELAY ELEMENTS IN CMOS 90nm TECHNOLOGY FOR NOVEL VCO IMPLEMENTATION
by: Dhillon, Gurbhej Singh
Published: (2010)

DIRECT DIGITAL FREQUENCY SYNTHESIZER ARCHITECTURE FOR WIRELESS COMMUNICATION IN 90 NM CMOS TECHNOLOGY
by: Nguyen, Tri Trong
Published: (2011)

Design of an 8-bit Successive Approximation Pipelined Analog to Digital Converter (SAP-ADC) in 90 nm CMOS
by: Kotti, Vivek
Published: (2017)