Charge Trapping and De-trapping Behaviors in Hf-Base High-k Gate Dielectrics
碩士 === 國立交通大學 === 電子工程系所 === 97 === As COMS devices are scaled aggressively into nanometer regime, the conventional SiO2 or SiON gate dielectrics are approaching their physical and electrical limits. The major issue is the intolerably huge leakage current caused by the direct tunneling of carriers t...
Main Authors: | Shiao-Yu Chan, 詹效諭 |
---|---|
Other Authors: | Chao-Hsin Chien |
Format: | Others |
Language: | en_US |
Online Access: | http://ndltd.ncl.edu.tw/handle/19790915104903351494 |
Similar Items
-
Electrical Characterization of Charge Trapping and De-trapping in Hf-Based High-k Gate Dielectrics
by: Wei-Hao Wu, et al.
Published: (2006) -
Atomic Layer Deposition of High-k Materials for Gate Dielectric and Charge Trap Memory Application
by: Wu, Jyun-Yi, et al.
Published: (2011) -
Detection of stress-induced Interface Traps and Border Traps in MOSFETs with High-K Gate Dielectrics
by: Chun-Chang Lu, et al.
Published: (2007) -
Measurements of Interface Traps and Depth Profiling of Border Traps in MOSFETs with High-K Gate Dielectrics
by: Chen-Hao Huang, et al.
Published: (2006) -
High responsivity in MoS2 phototransistors based on charge trapping HfO2 dielectrics
by: Roda Nur, et al.
Published: (2020-12-01)