TLB with Low Miss Rate in Context Switching and Study of Implementation of Asynchronous Circuit
博士 === 國立交通大學 === 資訊科學與工程研究所 === 97 === Embedded processors are widely used in many embedded systems and handheld devices. Hence, low power, reliability, and robustness have been becoming the critical issues for these processors. Asynchronous circuits may be one of the best solutions to overcome the...
Main Authors: | Cheng, Wei-Min, 鄭緯民 |
---|---|
Other Authors: | Chen, Chang-Jiu |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/90449171456795827037 |
Similar Items
-
Analysis and Design of TLB for Advanced x86 Compatible Microprocessors
by: Cheng, Wei-min, et al.
Published: (1997) -
Exploiting address space contiguity to accelerate TLB miss handling
Published: (2011) -
Charge Balance Tag Memory Design Used in TLB
by: Yu-Cheng Cheng, et al.
Published: (2013) -
Virtual Caching with Shared-Only TLB
by: Ping-Hsiung Chiu, et al.
Published: (2016) -
Page Table Compaction for TLB Coalescing
by: Jae Young Hur, et al.
Published: (2020-01-01)