VLSI Design of Low Power Reconfigurable Fast Fourier Transform Processor
碩士 === 國立暨南國際大學 === 電機工程學系 === 97 === This paper proposed a low power reconfigurable FFT processor. The FFT processor can be widely used in speech recognition, image process and communication system. In orthogonal frequency-division multiplexing (OFDM) system, a high throughput rate and low power FF...
Main Authors: | Hung-Yi Chang, 張鴻毅 |
---|---|
Other Authors: | Gin-Der Wu |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/92287282000233481777 |
Similar Items
-
VLSI Design of Register Array Based Fast Fourier Transform Processor
by: Ming-Che Chang, et al.
Published: (2007) -
DESIGN AND IMPLEMENTATION OF VARIABLE-LENGTH FAST FOURIER TRANSFORM PROCESSORS FOR MIMO OFDM SYSTEMS
by: Reui-Hung Hung, et al.
Published: (2009) -
Design of Reconfigurable Architecture of Fast Fourier Transform Algorithm
by: Sung-Yu Chan, et al.
Published: (2006) -
Design of Fast Fourier Transform Processor in DVB-T Inner Receiver
by: Chih-Pang Hsu, et al.
Published: (2006) -
A fault-tolerant fast Fourier transform processor design
by: 吳鴻章
Published: (1988)