Design of a De-Skew Wide-Range Half-Delay-Line Duty Cycle Corrector
碩士 === 國立暨南國際大學 === 電機工程學系 === 97 === In recent years, with the progress of the semiconductor process technology, the circuit density is increased, the circuit capability is much stronger, and the operating frequency of integrated circuit also moves toward multi-gigahertz. In many high-speed SoCs, t...
Main Authors: | Jyun-Hua Peng, 彭俊樺 |
---|---|
Other Authors: | Yi-Ming Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/54833609514167856731 |
Similar Items
-
High-Bandwidth Wide-Range Duty Cycle Corrector
by: Chia-Ming Liang, et al.
Published: (2007) -
Low Jitter Wide Range Duty Cycle Corrector Based on Pulse Shrinking/Stretching Mechanism
by: Yi-Jin Chen, et al.
Published: (2009) -
Duty Cycle Corrector Circuit Design
by: Chen Han-Lin, et al.
Published: (2014) -
Design and Implementation of Fast Locking All-Digital Duty Cycle Corrector Circuit with Wide Range Input Frequency
by: Shao-Ku Kao
Published: (2021-01-01) -
Design and Implementation of Fast Locking all-digital duty cycle corrector circuit with wide range input frequency
by: Jun Jiang, et al.
Published: (2011)