Fast Algorithms and VLSI Implementations of H.264/AVC Transform-Domain Intra Codec
博士 === 國立成功大學 === 電機工程學系碩博士班 === 97 === H.264/AVC is the latest digital video coding standard that achieves very high data compression by using several new coding features. In this dissertation, a highly efficient VLSI architecture with macroblock pipeline structure is proposed to increase the codin...
Main Authors: | Heng-Yao Lin, 林恆瑤 |
---|---|
Other Authors: | Bin-Da Liu |
Format: | Others |
Language: | en_US |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/13724757742731242298 |
Similar Items
-
VLSI Implementation of H.264/AVC Intra Coding with a Fast DCT-Domain Prediction Algorithm
by: Kuan-hsien Wu, et al.
Published: (2008) -
VLSI Designs of Area-Efficient Entropy Codec in H.264/AVC
by: Chia-ChengLo, et al.
Published: (2011) -
Hardware Design of Intra-Prediction in H.264/AVC Codec
by: Feng-Mao Tang, et al.
Published: (2005) -
H.264/AVC Intra-Frame Codec Design and Real-Time FPGA Implementation
by: Shih-Hsien Lin, et al.
Published: (2008) -
VLSI Architecture Design and Implementation for H.264/AVC Intra Frame Prediction
by: Yen-Chi Ken, et al.
Published: (2007)