Architecture design and performance analysis of a low complexity direct digital frequency synthesizer based on quadrant compression technique
碩士 === 國立中興大學 === 電機工程學系所 === 97 === In this thesis, we aim at the studies of a low complex direct digital frequency synthesizer (DDFS) design and its functional analysis. Direct digital frequency synthesizer is a sine-wave generator with the function of fast fine turning and can generate digital s...
Main Authors: | Yuan-Ting Chang, 張元庭 |
---|---|
Other Authors: | 范志鵬 |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/25190869875855994960 |
Similar Items
-
A low power memoryless ROM design architecture for a direct digital frequency synthesizer
by: Alkurwy, S., et al.
Published: (2017) -
Direct Digital Frequency Synthesizer Using an Analog-Sine-Mapping Technique
by: Jun-Hong Weng, et al.
Published: (2011) -
Research of the Direct Digital Frequency Synthesizer
by: De-Ji Liu, et al.
Published: (2008) -
Analysis and Design of Low-Power CMOS Direct Digital Frequency Synthesizers
by: Shiang-Jiun Lin, et al.
Published: (2003) -
An area efficient memory-less ROM design architecture for direct digital frequency synthesizer
by: Ali, S.H, et al.
Published: (2021)