The Study on the System-on-a-Chip (SoC) Development Trend via Patent Analysis
碩士 === 立德大學 === 科技管理研究所 === 97 === We perform the patent analysis by Patent Guider 2.0 and use relative growth rate (RGR), relative development of growth rate (RDGR), revealed patent advantage (RPA) and relative patent position (RPP) to draw patent portfolio diagrams for each company to explode the...
Main Authors: | Yu-Fang Tu, 凃郁芳 |
---|---|
Other Authors: | Sen-Wei Wu |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/32094670407513458377 |
Similar Items
-
An On-Chip Bus Trace Analyzer for SoC’s
by: Chi-Hung Lin, et al.
Published: (2006) -
Application-Aware On-Chip Networking System Design for SoC Applications
by: Yu-kuang Lien, et al.
Published: (2006) -
On-Chip Bus Architecture Synthesis for SoC Design
by: Cheng-Min Lien, et al.
Published: (2006) -
AMBA-Based DFT Design for SoC Chips
by: Chih-Yi Lin, et al.
Published: (2004) -
On-Chip Bus and Memory Architecture Exploration for Embedded SoC
by: Yu-Kai Yen, et al.
Published: (2008)