Optimization of Storage Utilization for Partially Parallel QC-LDPC Decoder

Optimization of Storage Utilization for Partially Parallel QC-LDPC Decoder

碩士 === 國立中正大學 === 通訊工程研究所 === 97 === Since the performance of LDPC codes is very close to Shannon limit, the related work has been widely discussed in the field of channel codes. Now, the reduction of the computation complexity in the iterative decoding algorithm for LDPC codes has become an essenti...

Full description

Bibliographic Details
Main Authors:	Yao-wen Hu, 胡耀文
Other Authors:	Chena-Ming Lee
Format:	Others
Language:	zh-TW
Online Access:	http://ndltd.ncl.edu.tw/handle/72193447294342670531

Similar Items

Hybrid Parallel Process of QC-LDPC Decoder—Application on PAC DSP
by: Ting-shiun Shen, et al.
Published: (2008)

Semi-Parallel Layered Decoder Architecture Design for Hierarchical QC LDPC Codes
by: Kuo-Hsing Juan, et al.
Published: (2007)

Decoding Scheduling Schemes for UEP QC-LDPC Codes
by: Wu, Jia-Jyun, et al.
Published: (2017)

A Reduced-Complexity Layered Decoder Architecture for High Rate QC-LDPC Codes
by: Hu, Jyun-Kai, et al.
Published: (2013)

Memory access for QC-LDPC decoder with fast convergence speed
by: Chen-Eng Wu, et al.
Published: (2008)

QC-LDPC Codes and Decoding Strategies for NAND Flash Memory
by: Hsueh, Jen-Hao, et al.
Published: (2012)

A Configurable Hardware Architecture of Decoder for China’s DTTB QC-LDPC Code
by: Pin-han Wen, et al.
Published: (2009)

Low Power QC-LDPC Decoder Based on Token Ring Architecture
by: Mateusz Kuc, et al.
Published: (2020-11-01)

Reduced-complexity decoding implementation of QC-LDPC codes with modified shuffling
by: Alireza Hasani, et al.
Published: (2021-10-01)

Algorithms and Architectures of QC-LDPC Decoder Designs for Advanced Communication Systems
by: Xin-Yu Shih, et al.
Published: (2010)

Code generation and simulation of an automatic, flexible QC-LDPC hardware decoder
by: Von Leipzig, Mirko
Published: (2015)

Memory Compact High-Speed QC-LDPC Decoder Based on FPGA
Published: (2019-06-01)

Performance Analysis of Faulty Gallager-B Decoding of QC-LDPC Codes with Applications
by: O. Al Rasheed, et al.
Published: (2014-06-01)

An Area-Efficient Partially-parallel LDPC Decoder Architecture Based on Layered Decoding
by: Chen, Ze-Hong, et al.
Published: (2010)

Novel LDPC Decoding Algorithms and Designs of High-Throughput Partial-Parallel Decoder Architecture
by: Jui-Hui Hung, et al.
Published: (2007)

LDPC Codes Construction for Parallel Decoding
by: Tsung-Che Wu, et al.
Published: (2010)

Designing Optimized parallel interleaver architecture for Turbo and LDPC decoders
by: Rehman, Saeed Ur
Published: (2014)

Implementation of Flexible QC-LDPC codec on FPGA
by: Hou, Ying Chi, et al.
Published: (2015)

An Efficient Layered Decoder Architecture with Error-Floor Lowering Technique for High-Rate QC-LDPC Codes
by: Chou, Po Chiao, et al.
Published: (2015)

Low-Complexity High-Throughput QC-LDPC Decoder for 5G New Radio Wireless Communication
by: Tram Thi Bao Nguyen, et al.
Published: (2021-02-01)

Efficient and Scalable FPGA-Oriented Design of QC-LDPC Bit-Flipping Decoders for Post-Quantum Cryptography
by: Davide Zoni, et al.
Published: (2020-01-01)

High Throughput Priority-Based Layered QC-LDPC Decoder with Double Update Queues for Mitigating Pipeline Conflicts
by: Chen, T., et al.
Published: (2022)

A Preprocessing Scheme for QC-LDPC Decoding by Regenerating Parity Bits with Received Codewords and Modified Code Structures
by: Shiu, Bo Jiun, et al.
Published: (2014)

Two Constructions of Permutation-based QC-LDPC Codes
by: Tsai, Chieh-Ting, et al.
Published: (2014)

Constructions of QC-LDPC Code Based on Masking and PDF
by: Yang, Jheng Jhe, et al.
Published: (2015)

Low Complexity Encoder of High Rate Irregular QC-LDPC Codes for Partial Response Channels
by: IMTAWIL, V., et al.
Published: (2011-11-01)

A QC-LDPC Codec Design for DSRC systems
by: Shin-An Chou, et al.

New Constructions of QC-LDPC Codes and LDPC Convolutional Codes with Enlarged Minimum Distance
by: Chi-Jen Wu, et al.
Published: (2007)

VLSI Design of LDPC Decoding based on Partial Stopping Decoding Algorithm
by: Tzu-Hsuan Huang, et al.

Construction of large-girth and parallelized-decoding LDPC codes
by: WANG, CHENG-KUEI, et al.
Published: (2016)

Performance Improvement of MIMO-OFDM Systems forQC-LDPC
by: TSAI,CHUNG-YUAN, et al.
Published: (2016)

Analysis of UEP QC-LDPC Codes Using Density Evolution
by: Chen, Yi-Hsuan, et al.
Published: (2018)

Efficient QC-LDPC Encoder for 5G New Radio
by: Tram Thi Bao Nguyen, et al.
Published: (2019-06-01)

Implementation of Parallel-Input Decoder for Latin Square LDPC Codes
by: Chen-heng Yang, et al.
Published: (2014)

A Highly Parallel Design for Irregular LDPC Decoding on GPGPUs
by: Chiu, Tsou-Han, et al.
Published: (2013)

Fully parallel implementation of timing-error-tolerant LDPC decoders
by: Zuo, Xin
Published: (2016)

Type-II QC-LDPC Codes From Multiplicative Subgroup of Prime Field
by: Guohua Zhang, et al.
Published: (2020-01-01)

Design of a VLSI Decoder for Partially Structured LDPC Codes
by: Fabrizio Vacca, et al.
Published: (2008-01-01)

Unequal Error Protection QC-LDPC Codes for NAND Flash Memory
by: 李佩庭
Published: (2013)

A REDUCTION IN THE SEARCH SPACE OF QC-LDPC CODES WITH GIRTH 8
by: F. Amirzade, et al.
Published: (2020-01-01)

Cannot write session to /tmp/vufind_sessions/sess_rreo5ps6l1jbuqn0ekc13fv0pe