Design and Research of CMOS Low Phase Noise and Low Power Consumption Voltage-Controlled Oscillator
碩士 === 國立中正大學 === 電機工程所 === 97 === Numerous low phase noise and low power consumption design techniques are investigated for CMOS voltage-controlled oscillators in this thesis, which include harmonic-tuned LC tank, resistive source damping, Q-enhancement cascode configuration , auto-transconductance...
Main Authors: | Gyn-Wei Ko, 柯俊瑋 |
---|---|
Other Authors: | 張盛富 |
Format: | Others |
Language: | zh-TW |
Published: |
2009
|
Online Access: | http://ndltd.ncl.edu.tw/handle/51198910128606958165 |
Similar Items
-
Design of Low Power Consumption and Low Phase Noise Voltage-Controlled Oscillator and Quadrature Voltage-Controlled Oscillator
by: Yan-Cu Lin, et al.
Published: (2016) -
Design of Low Power Consumption and Low Phase Noise Class-C Voltage-Controlled Oscillator and Dual Band Voltage-Controlled Oscillator
by: CHUN-CHIH - WANG, et al.
Published: (2016) -
Study on Low Phase Noise CMOS Voltage-Controlled SAW Oscillator
by: Kang Nai Yuan, et al.
Published: (2007) -
Low-power low-phase-noise voltage-controlled oscillator design
by: Yu, Yue
Published: (2006) -
Design of Low Phase Noise CMOS Quadrature Voltage-Controlled Oscillator for UWB Applications
by: Huan-Wan Li, et al.
Published: (2006)