DESIGN OF LOW POWER FIXED-WIDTH MULTIPLIERS FOR PIPELINED FFT PROCESSORS
碩士 === 大同大學 === 通訊工程研究所 === 96 === Design of portable battery operated multimedia devices requires energy-efficient multiplication circuits. This thesis presents a novel approach to reduce power consumption of digital multiplier based on dynamic by passing of partial products. We present three metho...
Main Authors: | Wei-jr Wu, 吳韋志 |
---|---|
Other Authors: | Shuenn-Shyang Wang |
Format: | Others |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/68675675934914597777 |
Similar Items
-
Design and Implementation of Low Power Pipeline FFT Processor
by: 蘇士傑
Published: (2006) -
The Design of a Pipelined FFT processor
by: WEI-CHENG WU, et al.
Published: (2006) -
Low power pipelined FFT processor architecture on FPGA
by: Halim, I.S.A, et al.
Published: (2019) -
Power Estimation of Pipeline FFT Processors
by: S. Reza TALEBIYAN, et al.
Published: (2009-07-01) -
Novel design of multiplier-less FFT processors
by: Shepherd, Simon J., et al.
Published: (2009)