A Study of GFP Frame Delineation Optimization Based on FPGA
碩士 === 國立臺灣科技大學 === 電機工程系 === 96 === This thesis presents a new optimization approach for GFP (Generic Framing Procedure) frame delineation on an FPGA (Field-Programmable Gate Array). The using of FPGA characteristic of module enables the hardware circuit to share and easy to develop. Our approach n...
Main Authors: | Chun-Yuan Chiou, 邱春源 |
---|---|
Other Authors: | Nai-Jian Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/18934976357089342240 |
Similar Items
-
Triple frame buffer FPGA implementation
by: James Williams, et al.
Published: (2019-04-01) -
Design and implementation of a reconfigurable FPGA-based video frame grabber board
by: Nevits, Jeffrey A.
Published: (2014) -
To Implement Speaker Identification With FPGA
by: Chun-Hung Lin, et al.
Published: (2009) -
Design and Analysis of Packet Based NoCand FPGA Implementation
by: Chun-Kai Yeh, et al.
Published: (2007) -
FPGA Implementation of a Frame Synchronization Algorithm for Powerline Communications
by: S. Tsakiris, et al.
Published: (2009-09-01)