Realization of a Cyclic ADC with Split Architecture and Digital Background Calibration
碩士 === 臺灣大學 === 電機工程學研究所 === 96 === This thesis realizes a cyclic analog-to-digital converter with background digital calibration according to the split-ADC architecture proposed by McNeill in 2005. The purpose is to establish an experimental platform on which the A/D converter and digital calibrat...
Main Authors: | Ing-June Lu, 盧盈君 |
---|---|
Other Authors: | Shen-Iuan Liu |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/20988434305200037572 |
Similar Items
-
Digital Background Calibration of Pipelined ADCs
by: Fan, Jen-Lin, et al.
Published: (2009) -
Background Calibration of a 6-Bit 1Gsps Split-Flash ADC
by: Crasso, Anthony
Published: (2013) -
The Design and Realization of Digital Calibration in 10-bit 10 MSPS Pipelined ADC
by: Shan-Chun Hwang, et al.
Published: (2001) -
A Novel Digital Background Calibration Scheme for Multistage ADCs
by: Meng-Shuan Wu, et al.
Published: (2006) -
Low Power SAR ADC Design with Digital Background Calibration Algorithm
by: Shouping Li, et al.
Published: (2020-10-01)