Transition Fault Diagnosis Using At-Speed Scan Patterns with Multiple Capture Clocks
碩士 === 國立臺灣大學 === 電子工程學研究所 === 96 === This thesis presents a diagnosis technique to locate transition faults using scan patterns with multiple capture clocks which are applied at speed. To quickly locate the candidate faults, a two-level search is proposed. The circuit is first partitioned into fa...
Main Authors: | Shang-Feng Chao, 趙上鋒 |
---|---|
Other Authors: | Chien-Mo Li |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/72786852707305269971 |
Similar Items
-
Simultaneous Test Pattern Generation for Clock Delay Fault and Transition Fault Based on Launch-on-Capture Test Architecture
by: Cho-Ming Liu, et al.
Published: (2013) -
Diagnosis of Multiple Scan Chain Timing Faults
by: Wei-Shun Chuang, et al.
Published: (2007) -
A New Scan Chain Clock Gating for Capture Power Reduction
by: Chung-Lin Wu, et al.
Published: (2008) -
Low Power Testing with Multiple Scan Chains for Transition Delay Faults
by: Qizn-You Zhan, et al.
Published: (2013) -
An Implicit Grouping Algorithm for Multiple Faults Diagnosis of Full-Scan Design
by: Yu-Chiun Lin, et al.
Published: (2002)