A high utility rate dynamic buffer allocation method for on chip network architecture
碩士 === 國立臺灣大學 === 資訊工程學研究所 === 96 === System-on-chip design has been commonly used in modern circuit design in multimedia, telecommunications and consumer electronics domain. With the technology scales down, more IP cores can be integrated into a single ship. The interconnection between IP becomes t...
Main Authors: | Yang-Yu Shen, 沈于揚 |
---|---|
Other Authors: | Fei-pei Lai |
Format: | Others |
Language: | en_US |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/84671148563080693049 |
Similar Items
-
Design of Buffer Clock-Gating Architecture for Network-on-Chip
by: Chi-Han Huang, et al.
Published: (2011) -
Design and Evaluation of Dynamically-Allocated Multi-Queue Buffers with Multiple Packets for Network-on-Chip Routers
by: Tsai, Yung-Chou, et al.
Published: (2014) -
Dynamic Control of Buffer Allocation on Proactive Routing Algorithm for 3D Network-on-Chip Systems
by: Kai Yu Chiang, et al.
Published: (2016) -
Thermal-aware Dynamic Buffer Allocation for Proactive Routing Algorithm on 3D Network-on-Chip Systems
by: Yuan-Sheng Lee, et al.
Published: (2014) -
A Performance Analytical Strategy for Network-on-Chip Router with Input Buffer Architecture
by: WANG, J., et al.
Published: (2012-11-01)