The Thermal Simulation and Process of the Flexible TFTs and Integrated Circuit for Next-Generation

碩士 === 國立臺灣師範大學 === 光電科技研究所 === 96 === In this century, thin film transistors (TFTs) and integrated circuits (ICs) have been developed extensively and used in many electronics applications and designs with a range of different structures. Among these research, thermal management would be considered...

Full description

Bibliographic Details
Main Authors: Yung-Tsung Liu, 劉永宗
Other Authors: Min-Hung Lee
Format: Others
Language:en_US
Published: 2008
Online Access:http://ndltd.ncl.edu.tw/handle/rc6wxz
Description
Summary:碩士 === 國立臺灣師範大學 === 光電科技研究所 === 96 === In this century, thin film transistors (TFTs) and integrated circuits (ICs) have been developed extensively and used in many electronics applications and designs with a range of different structures. Among these research, thermal management would be considered and played a critical role when devices during operation or in fabrication process. Thermal accumulation effects may lead to failure in manufacturing process and devices performance degradation. Therefore, we propose thermal improvement for these conditions and utilize ISE TCAD simulation to obtain the temperature distribution and profile. In chapter 1, we first introduce the course of change and development for flexible a-Si:H thin-film transistor and recent three-dimensional integrated circuits (3D-ICs) fabrication. Furthermore, motivation and organization of thesis will be explored. In chapter 2, we utilize TCAD simulation to verify that flexible a-Si:H TFT with thermal conduction layer such as copper (Cu), aluminum (Al), molybdenum (Mo) can efficient to dissipate more heat and lower device temperature during bias stress operation. In chapter 3, we first propose one structure, which has a thermal conduction layer such as Cu in ILD oxide layer for monolithic 3D-ICs. Then TCAD simulation was performed by solving the temperature distribution for 2D model during laser-induced epitaxial growth (LEG) process. In chapter 4, we make a description of fabrication process for Metal-Oxide-Semiconductor Field-Effect-Transistor (MOSFET) by lithography technique with only one mask definition. The operating instructions, principle of related instruments and design of mask pattern for Via arrays also be later summarized. In chapter 5, at the end of this thesis, we will make conclusions and future works.