FPGA Implementation of Competitive Learning with Partial Distance Search
碩士 === 國立臺灣師範大學 === 資訊工程研究所 === 96 === This paper presents a novel algorithm for the field programmable gate array (FPGA) realization of the competitive learning (CL) algorithm with k-winners-take-all activation. The k winning neurons for updating are those best matching the input vector in the wave...
Main Authors: | Hui-Ya Li, 李惠雅 |
---|---|
Other Authors: | Wen-Jyi Hwang |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/27233278801190987356 |
Similar Items
-
Design and FPGA Implementation of Digital Filters
by: Hui-Liang Tseng, et al.
Published: (2002) -
Design and Implementation of an FPGA-based Partially Reconfigurable Network Controller
by: Chaubal, Aditya Prakash
Published: (2011) -
FPGA Implementation of Real-Time Compressive Sensing with Partial Fourier Dictionary
by: Yinghui Quan, et al.
Published: (2016-01-01) -
FPGA Implementation of Floating Point Based Cuckoo Search Algorithm
by: Hanady Hussein Issa, et al.
Published: (2019-01-01) -
Using FPGA Implement a Partial Reconfigurable Architecture of Embedded System
by: Y.C. Chang, et al.
Published: (2004)