Cell Library for Power-Aware Applications: Sequential Circuit Design
碩士 === 國立清華大學 === 電機工程學系 === 96 === With the advance of process technology, the purposes of the low power and high performance are focused in the nowadays circuit design. In digital circuit designs, the cell-based design follow is the most common way to implement the chip, and standard libraries pla...
Main Authors: | Ruei-Wun Sun, 孫瑞彣 |
---|---|
Other Authors: | Hsi-Pin Ma |
Format: | Others |
Language: | en_US |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/59384317284974050704 |
Similar Items
-
Cell Library for Power-Aware Applications: Combinational Circuit Design
by: Bor-Tyng Lin, et al.
Published: (2008) -
Design of soft-error-aware sequential circuits with power and speed optimization
by: Jiang, Hui
Published: (2018) -
Standard Cell Library Noise Characterization and Power Noise Suppression Circuit Design
by: Ming-Hsien Tu, et al.
Published: (2006) -
Maximal Power Estimation for CMOS Combinational and Sequential Circuits in VLSI Chip Design
by: Chen, Wang-Jin, et al.
Published: (1998) -
TESTS GENERATION FOR POWER CONSUMPTION ESTIMATION OF SEQUENTIAL CIRCUITS
by: L. D. Cheremisinova
Published: (2017-12-01)