A Fast-Switching PLL Frequency Synthesizer with an On-Chip Adaptive-Bandwidth Loop Filter
碩士 === 國立清華大學 === 電機工程學系 === 96 === This thesis proposes the design of a fast-switching frequency synthesizer, which includes an on-chip adaptive-bandwidth loop filter, a VCO with digital varactor array, programmable frequency divider, phase-frequency detector, tunable charge pump, jitter measuremen...
Main Authors: | Zheng-Lin Hsin, 辛政霖 |
---|---|
Other Authors: | Jenn-Chyou Bor |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/06605078618315676697 |
Similar Items
-
DESIGN OF A PLL WITH PROGRAMMABLE FREQUENCY SYNTHESIS AND ADAPTABLE LOOP FILTER
by: Hsin-Lung Chang, et al.
Published: (2005) -
An Optimized Loop Bandwidth Technique for the 5GHz Wide band PLL Frequency Synthesizer Design
by: Sheng-Hsiang Yang, et al.
Published: (2011) -
AN ADAPTIVE BANDWIDTH AND STABLE CONTROL FOR FAST LOCKED PLL
by: Chien-Yu Wang, et al.
Published: (2008) -
Chip Implementation of PLL-based Frequency Synthesizer and Applications
by: Chia-Yang Chang, et al.
Published: (2003) -
RF CMOS PLL-based Frequency Synthesizer with On-chip Oscillator
by: T.F Han, et al.
Published: (2003)