Memory Allocation of 3D Graphics Data for a 3D Hardware Accelerator
碩士 === 國立中山大學 === 資訊工程學系研究所 === 96 === Hardware implementation is one of common solutions for accelerating 3D Graphics Pipelining Application. In this thesis, our purpose is to probe into the effect of 3D graphics system performance, according to the memory allocation of 3D graphics data and bus arc...
Main Authors: | Hung-Yu Chen, 陳虹宇 |
---|---|
Other Authors: | Ing-Jer Huang |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/2nw867 |
Similar Items
-
Compiler/Hardware Codesign and Memory Management for a Novel 3D Graphics Processor
by: Sheng-Chih Tseng, et al.
Published: (2010) -
Fast algorithms and hardware for 3D computer graphics
by: Mitchell, David Anthony Paul
Published: (1992) -
An Experimental Study with ESL and HLS of Hardware Accelerators for 3D Graphics Rasterization on a Many-Core System
by: Hsu, Rei Ting, et al.
Published: (2017) -
The Hardware Design for Rasterization with Antialiasing in 3-D Graphics Processor
by: Liang, Bor-Sung, et al.
Published: (1996) -
A Modular 3D Graphics Accelerator for FPGA
by: Fries, Jakob, et al.
Published: (2011)