On Static Binary Translation and Optimization for ARM-based Applications

碩士 === 國立交通大學 === 網路工程研究所 === 96 === Binary translation is often used in migrating legacy binaries to new architecture-based platforms. This thesis describes a static binary translator which translates ARM binaries to a MIPS-like architecture designed for embedded systems. The static translator hand...

Full description

Bibliographic Details
Main Authors: Jiunn-Yeu Chen, 陳俊宇
Other Authors: Wuu Yang
Format: Others
Language:en_US
Published: 2008
Online Access:http://ndltd.ncl.edu.tw/handle/64143276930334508837
id ndltd-TW-096NCTU5726085
record_format oai_dc
spelling ndltd-TW-096NCTU57260852015-10-13T13:11:48Z http://ndltd.ncl.edu.tw/handle/64143276930334508837 On Static Binary Translation and Optimization for ARM-based Applications ARM指令集架構應用程式之靜態二進位轉譯及最佳化 Jiunn-Yeu Chen 陳俊宇 碩士 國立交通大學 網路工程研究所 96 Binary translation is often used in migrating legacy binaries to new architecture-based platforms. This thesis describes a static binary translator which translates ARM binaries to a MIPS-like architecture designed for embedded systems. The static translator handles basic architecture translations and performs optimizations to minimize instruction overhead. The conditional execution feature in the ARM architecture requires special attention on binary translation and optimization. With several optimizations to minimize condition updates and checks, the translated code from ARM to our target architecture increases the instruction path length by only 35% on the EEMBC benchmark. Wuu Yang 楊武 2008 學位論文 ; thesis 46 en_US
collection NDLTD
language en_US
format Others
sources NDLTD
description 碩士 === 國立交通大學 === 網路工程研究所 === 96 === Binary translation is often used in migrating legacy binaries to new architecture-based platforms. This thesis describes a static binary translator which translates ARM binaries to a MIPS-like architecture designed for embedded systems. The static translator handles basic architecture translations and performs optimizations to minimize instruction overhead. The conditional execution feature in the ARM architecture requires special attention on binary translation and optimization. With several optimizations to minimize condition updates and checks, the translated code from ARM to our target architecture increases the instruction path length by only 35% on the EEMBC benchmark.
author2 Wuu Yang
author_facet Wuu Yang
Jiunn-Yeu Chen
陳俊宇
author Jiunn-Yeu Chen
陳俊宇
spellingShingle Jiunn-Yeu Chen
陳俊宇
On Static Binary Translation and Optimization for ARM-based Applications
author_sort Jiunn-Yeu Chen
title On Static Binary Translation and Optimization for ARM-based Applications
title_short On Static Binary Translation and Optimization for ARM-based Applications
title_full On Static Binary Translation and Optimization for ARM-based Applications
title_fullStr On Static Binary Translation and Optimization for ARM-based Applications
title_full_unstemmed On Static Binary Translation and Optimization for ARM-based Applications
title_sort on static binary translation and optimization for arm-based applications
publishDate 2008
url http://ndltd.ncl.edu.tw/handle/64143276930334508837
work_keys_str_mv AT jiunnyeuchen onstaticbinarytranslationandoptimizationforarmbasedapplications
AT chénjùnyǔ onstaticbinarytranslationandoptimizationforarmbasedapplications
AT jiunnyeuchen armzhǐlìngjíjiàgòuyīngyòngchéngshìzhījìngtàièrjìnwèizhuǎnyìjízuìjiāhuà
AT chénjùnyǔ armzhǐlìngjíjiàgòuyīngyòngchéngshìzhījìngtàièrjìnwèizhuǎnyìjízuìjiāhuà
_version_ 1717733002641932288