A Low Threshold Voltage n-MOSFET Using Fully Silicided Gate and High-κ Dielectric
碩士 === 國立交通大學 === 電子工程系所 === 96 === Metal-gate/high-κ is required for 45 node CMOS technology to reduce the intolerable leakage current of the conventional SiO2-based CMOSFETs. The desirable effective work function of metal gate should be close to conduction band edge of Si (~4 eV) for nMOSFETs. How...
Main Authors: | Guan Lin Chen, 陳冠霖 |
---|---|
Other Authors: | Albert Chin |
Format: | Others |
Language: | en_US |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/67014896546812269266 |
Similar Items
-
The Yield Consideration for the Threshold Voltage of Fully Depleted SOI nMOSFETs
by: Tzeng, Jiann-Long, et al.
Published: (1996) -
The Investigation of Low Threshold Voltage Dual Metal Gate MOSFET Technology
by: 鄭存甫
Published: (2008) -
Threshold Voltage Model of Asymmetry Double Gate MOSFET
by: Shou-En Liu, et al.
Published: (2006) -
Schottky Barrier Source/Drain MOSFET Using Platinum Silicide With High-K Gate Dielectric and Metal-Gate Electrode
by: Ku, Teng-Chieh, et al.
Published: (2012) -
Impacts of Gate Structure on Silicon-on-Insulator Dynamic Threshold Voltage nMOSFET's
by: Wen-Cheng Lo, et al.
Published: (2001)