A Flexible Dual-rail 32-bit ALU Design
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 96 === Because ALU usually is the bottleneck of the processor performance, improving the processing time of ALU is also the chance to improve overall performance. In synchronous circuit design, the performance is determined by the slowest component. However, in an as...
Main Author: | 方秋鈞 |
---|---|
Other Authors: | Chang-Jiu Chen |
Format: | Others |
Language: | en_US |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/96341790994603019704 |
Similar Items
-
32-Bit ALU with Clockless Gates for RSFQ Bit-Parallel Processor
by: Kawaguchi, T., et al.
Published: (2022) -
Design and implementation of 16-bit ALU and serial communication interface
by: 謝在倫
Published: (2002) -
Simulator Design of Dual-ALU Processor and Its Implementation of Fuzzy Neural Networks
by: Hsu, Fang-Chi, et al.
Published: (2011) -
Design of the dual-alu CRISC and its dual-stream instruction execution
by: ZHEN, XI-GI, et al.
Published: (1988) -
The Chip Design of FFT-Based Dual-ALU Digital Signal Processor
by: Zhen-Wei Zhu, et al.
Published: (2007)