High Speed Digital-to-Analog Converter Based on Binary Code
碩士 === 國立中興大學 === 電機工程學系所 === 96 === This thesis designs a high speed digital-to-analog converter (DAC). The DAC architecture uses binary-weighted current steering. In order to achieve high output impedance to improve DNL and INL, we step down the control signal of the switch on the current source....
Main Authors: | Huang-Ying Chen, 陳皇穎 |
---|---|
Other Authors: | 林維亮 |
Format: | Others |
Language: | zh-TW |
Online Access: | http://ndltd.ncl.edu.tw/handle/21884276076515122454 |
Similar Items
-
High speed floating analog to digital converter and interpolating digital to analog converter.
Published: (2001) -
High-speed digital-to-analog converters
by: WU, QING-SHAN, et al.
Published: (1989) -
High speed CMOS analog to digital converter design
by: CHEN,BO-YUE, et al.
Published: (1990) -
CMOS High-Speed Comparator-Based Analog-to-Digital Converters
by: Ying-ZuLin, et al.
Published: (2010) -
High-Performance Binary-Weighted Digital-to-Analog Converters
by: Chou, Fang-Ting, et al.
Published: (2014)