Automatic baseline driver generator for fast IP integration in SoC designs
碩士 === 國立中興大學 === 電機工程學系所 === 96 === This paper presents the framework of a baseline driver generator to facilitate the driver development for fast IP integration in SoC designs. The proposed baseline driver generator can handle both character and block type devices and is found useful for the integ...
Main Authors: | Chun-Chieh Chiu, 邱俊傑 |
---|---|
Other Authors: | 黃穎聰 |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/03035358225249828426 |
Similar Items
-
Automatic IP driver generation for SOC integration
by: Chun-Yu Chen, et al.
Published: (2007) -
Automatic Interface Generation for IP Integration in SoC Design
by: Wen-chuan Hsu, et al.
Published: (2006) -
Asynchronous Interface Designs for IP Integration in SoC
by: Yi-Rue Tsai, et al.
Published: (2008) -
IP Verification for SoC Applications
by: Feng-yuan Chuang, et al.
Published: (2005) -
SOC platform driver design and automatic generation
by: cheng-chung ciou, et al.
Published: (2004)