SOC BUS System Design and Implementation
碩士 === 義守大學 === 電子工程學系碩士班 === 96 === This paper is aimed at single layer and multi layer soc bus system that include visual master module、dynamic reconfigurable arbiter、output control module and system control method. The visual master module simulate master’s behavior and signal in soc when transfo...
Main Authors: | Shih-Jhe Lin, 林士哲 |
---|---|
Other Authors: | Yu-Jung Huang |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/13191941163047862606 |
Similar Items
-
On Compliance Test of On-Chip Bus for SOC
by: Hue-Min Lin, et al.
Published: (2003) -
Bus Wrapper Design Methodology in SoC
by: Kuang-Li Wu, et al.
Published: (2002) -
An On-Chip Bus Trace Analyzer for SoC’s
by: Chi-Hung Lin, et al.
Published: (2006) -
Cache Prefetch Techniques and Bus Bridge Design in SOC
by: Nelson Yen-Chung Chang, et al.
Published: (2002) -
On-Chip Bus Architecture Synthesis for SoC Design
by: Cheng-Min Lien, et al.
Published: (2006)