Hardware/Software Co-design of AES Algorithms Using Custom Instructions
碩士 === 輔仁大學 === 電子工程學系 === 96 === The Advanced Encryption Standard (AES) is the new encryption standard appointed by NIST. To shorten the encryption/decryption time of plenty of data, it is necessary to adopt the algorithm of hardware implementation; however, it is possible to meet the requirement f...
Main Authors: | Chin-Mu Hsiao, 蕭金木 |
---|---|
Other Authors: | Kaun-Jen Lin |
Format: | Others |
Language: | zh-TW |
Published: |
2008
|
Online Access: | http://ndltd.ncl.edu.tw/handle/35389142457501490628 |
Similar Items
-
Hardware Implementation of AES Algorithm using FPGA
by: Yuhmime, et al.
Published: (2006) -
Hardware Design and Implementation of Triple-DES and AES Algorithms
by: Tz-Yu Jau, et al.
Published: (2002) -
A Low-Cost Hardware Design and Implementation of AES Algorithm
by: Ming-Chih Wu, et al.
Published: (2003) -
Hardware encryption of AES algorithm on Android platform
by: Joshi, Yogesh
Published: (2012) -
Hardware Implement of AES
by: Wei-Ren ,Tsai, et al.
Published: (2008)