Design Space Exploration for Minimizing Multi-Project Wafer Production Cost
博士 === 元智大學 === 資訊工程學系 === 95 === Multi-project wafer (MPW) by placing several chips on the same reticle can amortize mask cost among different projects. It is keyed to low-volume IC fabrication. While MPW is able to curtail mask cost, it increases wafer fabrication cost. This cost can be reduced by...
Main Authors: | Meng-Chiu Wu, 吳孟秋 |
---|---|
Other Authors: | Rung-Bin Lin |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/31393984574718814565 |
Similar Items
-
Multi-Project Wafer Floorplanning and Dicing
by: Chien-Chang Chen, et al.
Published: (2005) -
Projection constants and minimal projections in tensor product spaces
by: Halton, E. J.
Published: (1986) -
The Satisfaction Study of Multi-Project Wafer Service by Foundry
by: Hsien-Wei Shih, et al.
Published: (2004) -
Activity-Based Costing System in Wafer Testing Factories
by: Jia-Chi Wu, et al.
Published: (2007) -
A Study of Virtual Factory and Transaction Cost EconomicsA Case Study on Semiconductor Backend Assembly
by: Meng-Chiu Peng, et al.
Published: (2012)