Multi-Mode Viterbi Decoder VLSI Design for Wireless Communication Systems
碩士 === 國立臺灣大學 === 電機工程學研究所 === 95 === The mobile handheld devices have been widely used as the application of the wireless communication systems. The requirement of the data throughput and the effective range of the handheld devices have been increased at the same time. It makes the needs of the lon...
Main Authors: | Yu-Chuan Huang, 黃裕全 |
---|---|
Other Authors: | An-Yeu Wu |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/62566614151556788158 |
Similar Items
-
VLSI Design of Dual-Mode Viterbi/Turbo Decoder for 3rd GPP Systems
by: Kai Huang, et al.
Published: (2003) -
VLSI Design of a Viterbi Decoder for OFDM
by: Ren-Ho Chen, et al.
Published: (2005) -
The study of VLSI architecture design for viterbi decoder
by: Li, Wen Da, et al.
Published: (1995) -
A VLSI Design of Viterbi Decoder for IS-54 Standard
by: Wien-Hsiuh Hwang, et al.
Published: (1995) -
VLSI architectures of Viterbi transformation decoder
by: WU, GIAN-SHUN, et al.
Published: (1988)