Design and Implementation of 0.6-V CMOS Analog Circuits
碩士 === 國立臺灣大學 === 電子工程學研究所 === 95 === In the past decade, the fast growing market in consumer electronics has motivated the development of portable and hand-held devices with enhanced functionality and reduced fabrication cost. However, the battery lifetime required for the operation of such devices...
Main Authors: | Chun-Hao Wei, 魏軍浩 |
---|---|
Other Authors: | Liang-Hung Lu |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/92627528206084778623 |
Similar Items
-
Design and Implementation of 0.6-V CMOS Mixed-Signal Circuits for Short Range Communication Systems
by: Li-Shin Lai, et al.
Published: (2008) -
Simulation of a 0.6 V Wideband CMOS LNA Design Using Forward Body Bias
by: Jian-Ming Wu, et al.
Published: (2019-07-01) -
Design and Implementation of CMOS Analog Rank-Order Processing Circuits
by: Yu-Cherng Hung, et al.
Published: (2004) -
CMOS Analog Circuit Layout Design Automation
by: Chun-Chen Hsu, et al.
Published: (2003) -
2V CMOS Analog Front-End Circuit Designs for Pager Receiver
by: Chen, Yi-Huei, et al.
Published: (1998)