4-Gbps On-chip Interconnect Circuit in TSMC 0.18 μm Technology
碩士 === 國立臺灣大學 === 電子工程學研究所 === 95 === This work is based on a novel structure of transmission line — slotted semi-coaxial line and adopts the proposed peripheral circuits to solve the problem of global interconnect. This work adopted TSMC 0.18μm technology and it is proved by the measurement results...
Main Authors: | Tsung-Yi Chou, 周宗毅 |
---|---|
Other Authors: | 盧信嘉 |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/76684066811559151718 |
Similar Items
-
Design of Millimeter-wave Front-end Circuit With TSMC & UMC 0.18 μm CMOS-MEMS Process
by: Guan-Wei Lin, et al.
Published: (2015) -
A 1 Gbps Chaos-Based Stream Cipher Implemented in 0.18 μm CMOS Technology
by: Miguel Garcia-Bosque, et al.
Published: (2019-06-01) -
2Gb/s Low-Voltage Differential-Signal(LVDS)Data Receiver Using TSMC 0.18μm CMOS Technology
by: Lin Kuan-Hsien, et al.
Published: (2013) -
Study on 0.18μm 2GHz CMOS RF Switch Circuit
by: Chungn-Tai Liu, et al.
Published: (2009) -
An Implementation of VCO & PLL by 0.18μm process
by: Huang-Hui Chang, et al.
Published: (2012)