Complemented Response Cell (CRC) : A Low Peak Power design for Testability Technique
碩士 === 國立臺灣大學 === 電子工程學研究所 === 95 === This thesis presents a novel low peak power DFT technique, called Complemented Response Cell (CRC), to reduce the peak power at the system clock. This technique controls the data input of specified scan cells such that their contents remain unchanged before and...
Main Authors: | Bo-Hua Chen, 陳勃樺 |
---|---|
Other Authors: | Chien-Mo Li |
Format: | Others |
Language: | en_US |
Published: |
2006
|
Online Access: | http://ndltd.ncl.edu.tw/handle/82918884996417308323 |
Similar Items
Similar Items
-
High Level Synthesis Methodology for Highly Testable and Nonzero Clock Skew Low Power Design
by: Tung-Hua Yeh, et al.
Published: (2011) -
Design of Low Power Synchronal SRAM for Testable Analysis
by: Mean-Hom Ho, et al.
Published: (2005) -
High Level Synthesis for Low Power and Testability
by: Chia-Wen Chen, et al.
Published: (2004) -
Design and Implementation of A Low Power Self-Testable Baseband Receiver
by: Li-Wei Ko, et al.
Published: (2004) -
C-Testable Design Techniques for LZ Data Compressors
by: Meng-Hui Chen, et al.
Published: (2002)