Embedded a CORDIC Processing in MIPS CPU Design
碩士 === 國立臺灣師範大學 === 機電科技研究所 === 95 === This thesis is a study of embedding the CORDIC(COodinate Rotation DIgital Computer) algorithm into MIPS CPU design. Finally, a 32-bit MIPS CPU with trigonometric arithmetic instructions as well as a floating-point co-processor was implemented. The final design...
Main Author: | 胡登貴 |
---|---|
Other Authors: | 張吉正 |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/47709683361758521616 |
Similar Items
-
MIPS CPU Design with Pipelined Operation and a Floating-point Coprocessor
by: Kai-Ting Hu, et al.
Published: (2007) -
The Implementation of Convolutional Decoder by CPU of MIPS
by: Wei, Chien-Hung, et al.
Published: (2012) -
A performance checking method for MIPS CPU
by: Hui-Chun Kung, et al.
Published: (2018) -
FPGA Platform for CPU Design and Educational Training Using MIPS
by: 林瑛萍
Published: (2005) -
Implementation of MIPS-like CPU and Its Relative Verification Environment
by: Hou Au-ping, et al.
Published: (2003)