The Study of CMOS Shallow Trench Isolation Step-height for Device Characteristics
碩士 === 國立清華大學 === 工程與系統科學系 === 95 === This research studies the effect on device performance from the step-height difference between Shallow Trench Isolation (STI) and its neighboring transistor active-region in Metal Oxide Semiconductor Field Effect Transistor (MOSFET). The study utilizes the two m...
Main Authors: | Ying-Tsung Chen, 陳盈淙 |
---|---|
Other Authors: | Keh-Chyang Leou |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/37622253468231688097 |
Similar Items
-
Studies of the Novel Shallow Trench Isolation Technology for Deep Nano CMOS Device Application
by: Hong-JiaKong, et al.
Published: (2011) -
The Width-Dependent Hot Carrier Reliability of Deep-Submicron CMOS with Shallow Trench Isolation
by: Wen-Jei Yang, et al.
Published: (1999) -
Oxide Etch in Shallow Trench Isolation
by: 吳明昆
Published: (2006) -
Study of Poly-Si Buffered Shallow Trench Isolation Technology
by: Chien-Liang Chen, et al.
Published: (2001) -
A Novel CMOS Logic Compatible Shallow Trench Isolation Sidewall edge Resistive Random Access Memory
by: Liao, Chu Feng, et al.
Published: (2016)