Built-In Speed Grading with a Process-Tolerant All-Digital Phase-Locked Loop
碩士 === 國立清華大學 === 電機工程學系 === 95 === Speed grading has becoming more and more important for nanometer technologies to support activities like process monitoring or performance diagnosis. In this work, we analyze the feasibility of providing such a capability through on-chip circuitry. This Built-In S...
Main Authors: | Chun-Chieh Tu, 涂竣傑 |
---|---|
Other Authors: | Shi-Yu Huang |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/08780456070459777084 |
Similar Items
-
Design of All Digital Phase-Locked Loop and Application in Built-in Jitter Measurement
by: Jen-Chieh Liu, et al.
Published: (2012) -
High Speed All Digital Phase-Locked Loop
by: Rung-Hau You, et al.
Published: (2001) -
Design of All-Digital Built-In Self-Test Circuit for All-Digital Phase-Locked Loops
by: Chu, Wei-Jung, et al.
Published: (2011) -
A Built-In Self-Test Design for All Digital Phase-Locked Loop
by: Yuh-Horng Liu, et al.
Published: (2000) -
A Low Power Design of Fast Locking All Digital Phase Locked Loop
by: Chih-Chieh Wu, et al.
Published: (2008)