Reachability Analysis of Sequential Circuits
碩士 === 國立清華大學 === 資訊工程學系 === 95 === Reachability analysis is a fundamental technique in the Synthesis and verification of VLSI circuits. This paper presents a novel semi-formal approach which combines the advantages of simulation and formal methods to traverse the state space of the FSMs. We conduct...
Main Authors: | Jung-Tai Tsai, 蔡榮泰 |
---|---|
Other Authors: | Chun-Yao Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/58761696852409546372 |
Similar Items
-
Projectagon-based reachability analysis for circuit-level formal verification
by: Yan, Chao
Published: (2011) -
Projectagon-based reachability analysis for circuit-level formal verification
by: Yan, Chao
Published: (2011) -
Coho : a verification tool for circuit verification by reachability analysis
by: Yan, Chao
Published: (2010) -
Projectagon-based reachability analysis for circuit-level formal verification
by: Yan, Chao
Published: (2011) -
A Comparison of Sequential and GPU Implementations of Iterative Methods to Compute Reachability Probabilities
by: Elise Cormie-Bowins
Published: (2012-10-01)