Auto-vectorization for Sub-word Instructions on PAC VLIW DSP Processors
碩士 === 國立清華大學 === 資訊工程學系 === 95 === With rapid growth and evolution of multimedia applications, the demanded computation has been putting more and more pressure on processing capability of modern processors. Aiming at high performance and relatively low cost, a majority of embedded systems have adop...
Main Authors: | Ci-Bang Kuan, 關啟邦 |
---|---|
Other Authors: | Jenq-Kuen Lee |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/91497440902516608869 |
Similar Items
-
Enabling Software Pipelining for PAC VLIW DSP Processors
by: Shih-Chang Chen, et al.
Published: (2006) -
Integrate System Library Flow for PAC VLIW DSP Processors
by: Chao-Jia Chang, et al.
Published: (2007) -
Microkernel Design and Dual-core Supports for PAC VLIW DSP Processors
by: Chien-Chin Huang, et al.
Published: (2007) -
Implementation of Vectorization-Based VLIW DSP with Compact Instructions
by: Chun-Hsien Lee, et al.
Published: (2005) -
A Retargetable C Compiler for VLIW DSP Processors
by: Chang-Jun Chen, et al.
Published: (2002)