Multiple Error Diagnosis in Large Combinational Circuits Using an Efficient Parallel Vector Simulation
碩士 === 國立清華大學 === 資訊工程學系 === 95 === This paper presents a parallel vector simulation-based approach to locating multiple errors in large combinational circuits. Two heuristics are proposed to avoid the explosion of the error space. Experimental results on a set of ISCAS'85 and two large benchma...
Main Authors: | Yu-Lin Hsiao, 蕭育霖 |
---|---|
Other Authors: | Chun-Yao Wang |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/58469614782676073995 |
Similar Items
-
Efficient Double Fault Diagnosis of Combinational Circuits
by: Hong-Chou Kao, et al.
Published: (2001) -
Test Vector Compaction for Multiple Circuits
by: Huang, Cheng-Hua, et al. -
Designing Depth-Size Optimal Parallel Prefix Circuit WE4
by: Jun-Wei Hsiao, et al.
Published: (2001) -
Vectorization and Parallelization of Large Scale Finite Element Program
by: Jimmy Chi, et al.
Published: (1995) -
A Deterministic Pattern Generator Based on Vector Transform Circuit
by: Ming-Jun Hsiao, et al.
Published: (1999)