A Study on Improving Spoken Mandarin Assessment over 32-bit Fixed-point processors
碩士 === 國立清華大學 === 資訊工程學系 === 95 === This thesis explores the possibility of improving the performance of our Mandarin speech assessment systems on 32-bit fix-point platform. For improving efficiency, we have proposed several methods for reduce computation, such that the response time of the system c...
Main Authors: | Wu-Xian Huang, 黃武顯 |
---|---|
Other Authors: | Jyh-Shing Roger Jang |
Format: | Others |
Language: | zh-TW |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/64390866548487441755 |
Similar Items
-
Improvement and Discussion of MFCC Algorithm on 32-bit Fixed-point Processors
by: Yi-Hung Edward Chen, et al.
Published: (2006) -
Speech Recognition on 32-bit Fixed-point Processors:Implementation & Discussions
by: Chin-Lung Hart Su, et al.
Published: (2005) -
32-Bit ALU with Clockless Gates for RSFQ Bit-Parallel Processor
by: Kawaguchi, T., et al.
Published: (2022) -
A 32-bit hybrid floating-point binary and logarithmic number system processor
by: XIE,REN-FA, et al.
Published: (1990) -
Integrated Software Development Environment for a 32-bit / 16-bit Processor Family
by: Chien-Chang Su, et al.
Published: (2007)