Channel Estimation Scheme and Hardware Implementation for OFDM Systems

碩士 === 國立中山大學 === 通訊工程研究所 === 95 === In this thesis, we investigate and implement the channel estimation schemes for digital video broadcasting - handheld (DVB-H) and IEEE 802.16d world interoperability for micro-wave access (WiMAX). Both systems are based on the orthogonal frequency division multip...

Full description

Bibliographic Details
Main Authors: Chih-kai Yu, 游智凱
Other Authors: Chih-peng Li
Format: Others
Language:zh-TW
Published: 2007
Online Access:http://ndltd.ncl.edu.tw/handle/38870559437736461577
id ndltd-TW-095NSYS5650011
record_format oai_dc
spelling ndltd-TW-095NSYS56500112015-10-13T14:00:23Z http://ndltd.ncl.edu.tw/handle/38870559437736461577 Channel Estimation Scheme and Hardware Implementation for OFDM Systems 適用於正交分頻多工系統下的通道估測演算法與硬體實現 Chih-kai Yu 游智凱 碩士 國立中山大學 通訊工程研究所 95 In this thesis, we investigate and implement the channel estimation schemes for digital video broadcasting - handheld (DVB-H) and IEEE 802.16d world interoperability for micro-wave access (WiMAX). Both systems are based on the orthogonal frequency division multiplexing (OFDM) technique. The performance of the channel estimation schemes is first verified by using simulation experiments. Then, the channel estimation algorithms are realized by hardware implementation. For the DVB-H systems, since the mobile device may have a relatively high speed, the channel condition is time-varying, leading to serious degradation in channel estimation. In this thesis, the decision feedback mechanism is adopted to improve the performance of the channel estimation. The adopted structure for channel estimation is realized by using Verilog hardware description language (HDL). Then, all the baseband signal processing related algorithms, which include timing synchronization, frequency offset estimation/compensation, and scattered pilot detection, are integrated together using 0.18 ASIC process. For the IEEE 802.16d WiMAX, since it is dedicated for fixed wireless applications, the channel condition is basically stationary and easier to obtain. Therefore, the decision feedback mechanism is not adopted to save hardware complexity. The system performance is verified by conducting simulation experiments. The adopted channel estimation algorithm is implemented by using Verilog HDL. Finally, the whole baseband receiver is realized by using the field programmable gate array (FPGA) and verified by using the Agilent logic analyzer. Chih-peng Li 李志鵬 2007 學位論文 ; thesis 66 zh-TW
collection NDLTD
language zh-TW
format Others
sources NDLTD
description 碩士 === 國立中山大學 === 通訊工程研究所 === 95 === In this thesis, we investigate and implement the channel estimation schemes for digital video broadcasting - handheld (DVB-H) and IEEE 802.16d world interoperability for micro-wave access (WiMAX). Both systems are based on the orthogonal frequency division multiplexing (OFDM) technique. The performance of the channel estimation schemes is first verified by using simulation experiments. Then, the channel estimation algorithms are realized by hardware implementation. For the DVB-H systems, since the mobile device may have a relatively high speed, the channel condition is time-varying, leading to serious degradation in channel estimation. In this thesis, the decision feedback mechanism is adopted to improve the performance of the channel estimation. The adopted structure for channel estimation is realized by using Verilog hardware description language (HDL). Then, all the baseband signal processing related algorithms, which include timing synchronization, frequency offset estimation/compensation, and scattered pilot detection, are integrated together using 0.18 ASIC process. For the IEEE 802.16d WiMAX, since it is dedicated for fixed wireless applications, the channel condition is basically stationary and easier to obtain. Therefore, the decision feedback mechanism is not adopted to save hardware complexity. The system performance is verified by conducting simulation experiments. The adopted channel estimation algorithm is implemented by using Verilog HDL. Finally, the whole baseband receiver is realized by using the field programmable gate array (FPGA) and verified by using the Agilent logic analyzer.
author2 Chih-peng Li
author_facet Chih-peng Li
Chih-kai Yu
游智凱
author Chih-kai Yu
游智凱
spellingShingle Chih-kai Yu
游智凱
Channel Estimation Scheme and Hardware Implementation for OFDM Systems
author_sort Chih-kai Yu
title Channel Estimation Scheme and Hardware Implementation for OFDM Systems
title_short Channel Estimation Scheme and Hardware Implementation for OFDM Systems
title_full Channel Estimation Scheme and Hardware Implementation for OFDM Systems
title_fullStr Channel Estimation Scheme and Hardware Implementation for OFDM Systems
title_full_unstemmed Channel Estimation Scheme and Hardware Implementation for OFDM Systems
title_sort channel estimation scheme and hardware implementation for ofdm systems
publishDate 2007
url http://ndltd.ncl.edu.tw/handle/38870559437736461577
work_keys_str_mv AT chihkaiyu channelestimationschemeandhardwareimplementationforofdmsystems
AT yóuzhìkǎi channelestimationschemeandhardwareimplementationforofdmsystems
AT chihkaiyu shìyòngyúzhèngjiāofēnpínduōgōngxìtǒngxiàdetōngdàogūcèyǎnsuànfǎyǔyìngtǐshíxiàn
AT yóuzhìkǎi shìyòngyúzhèngjiāofēnpínduōgōngxìtǒngxiàdetōngdàogūcèyǎnsuànfǎyǔyìngtǐshíxiàn
_version_ 1717747604166541312