Performance Evaluation of Data Access Latency Hiding Techniques in Processor Design
碩士 === 國立中山大學 === 電機工程學系研究所 === 95 === Due to the effect of deep submicron technology, the gap between processor speed and memory access performance increases continuingly. In order to improve performance degradation due to the performance gap, one way is to fetch the data about to be accessed by p...
| Main Authors: | , |
|---|---|
| Other Authors: | |
| Format: | Others |
| Language: | zh-TW |
| Published: |
2007
|
| Online Access: | http://ndltd.ncl.edu.tw/handle/h7d9ep |