On High-Level Power Modeling Approaches for IP-Based SOC Designs
博士 === 國立中央大學 === 電機工程研究所 === 95 === Power dissipation of complex digital circuits is often estimated by using power modeling approaches. The usage of this kind of approaches does not require any detailed information of circuits. Therefore, it can be used to estimate the power dissipation of the cir...
Main Authors: | Wen-Tsan Hsieh, 薛文燦 |
---|---|
Other Authors: | 劉建男 |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/29096393964210394869 |
Similar Items
-
A Novel High-Level Power Model Using Neural Network
by: Wen-Tsan Hsieh, et al.
Published: (2003) -
Automatic Interface Generation for IP Integration in SoC Design
by: Wen-chuan Hsu, et al.
Published: (2006) -
Approaches to the SoC IP-Blocks' design with errors' mitigation
by: Valentin Rozanov, et al.
Published: (2016-11-01) -
Design of LCD Driver IP for SOC Application
by: Shao-Pin Chang, et al.
Published: (2004) -
A Thermal-Aware Power Management Soft-IP for Platform-based SoC Designs
by: 詹謹鴻
Published: (2004)