SoC architecture for MPEG Reconfigurable Video Coding Framework
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 95 === Due to the variety of popular video coding standards, many efforts have been put into the design of a single video decoder chip that supports multiple formats. In 2004, ISO/IEC MPEG started a new work item to facilitate multi-format video codec design and to e...
Main Author: | 蕭哲民 |
---|---|
Other Authors: | 蔡淳仁 |
Format: | Others |
Language: | en_US |
Published: |
2007
|
Online Access: | http://ndltd.ncl.edu.tw/handle/31948018021751248763 |
Similar Items
-
SoC architecture for Reconfigurable Video Coding
by: Ming-Ju Wu, et al.
Published: (2008) -
Reconfigurable SoC architectures for video motion compensation
by: Lü, Liang
Published: (2008) -
Internet MPEG-4 Video Player Based on SoC Realization
by: Ke-Ying Liao, et al.
Published: (2004) -
SoC architectures for video compression
by: Yap, S. Y.
Published: (2004) -
SoC Architecture Design Exploration for Video Coding on Programmable Platforms
by: Jia-xin Wei, et al.
Published: (2008)